

CLAIM AMENDMENTS

This listing of claims will replace all prior versions and listings of claims in the application.

Listing of Claims

1 1. (Currently Amended) A method of performing a reduction operation in a
2 cryptographic calculation in a digital computer, the method comprising:

3 selecting a modulus having a first section with a plurality of "1" Most
4 Significant Significant Word states and a second section which further comprises: a,
5 plurality of "1" or "0" states whereby the a number formed of the two sections is a
6 modulus or a multiple of a modulus; and

7 operating a reduction operation on the modulus/multiple modulus
8 comprising:

9 multiplying a first variable n_0 by a second variable r_3 to produce a first
10 result;

11 adding the first result to a third variable r_1 and a fourth variable Br_2 to
12 produce a first sum;

13 dividing the first sum into an upper half and a lower half;
14 multiplying the upper half by the first variable n_0 to produce a second result;

15 adding the second result to the lower half and a fifth variable r_0 to produce a
16 second sum, thereby permitting use of the second sum as the modulus.

1 2. (Currently Amended) A method according to claim 1, further comprising:
2 effecting a plurality of multiplication operations.

1 3. (Currently Amended) A method according to claim 2, further comprising:
2 effecting a plurality of multiplication operations followed by effecting a
3 reduction operation.

1 4. (Currently Amended) A method according to claim 3, further comprising:
2 repeating the combined multiplication operations and reduction operation.

1 5. (Currently Amended) A method according to claim 1, further comprising:
2 using a multiple of the ~~modulus~~/multiple modulus.

1 6. (Currently Amended) A method according to claim 1,
2 wherein, when ~~the-a~~ last multiplication gives an overflow, the overflow is added to a
3 part of ~~the-a~~ selected number.

1 7. (Currently Amended) A method according to claim 6,
2 wherein, when the overflow addition step produces an overflow, then the first
3 variable n_0 ' is added to the overflow.

1 8. (Currently Amended) A method according to claim 1,
2 wherein the-a carry c between two adjacent multiplications is effected as the-an
3 addend in the next multiplication.

1 9. (Currently Amended) A method according to claim 1, further comprising:
2 monitoring the number of leading "1"s to determine if the number is less than
3 (k-2).

1 10. (Currently Amended) A method according to claim 6 claim 9, further
2 comprising:
3 initiating the-a next calculation when the number of leading "1"s is less than
4 (k-2).

1 11. (Currently Amended) A method according to claim 1, the method further
2 comprising:
3 operating 192-bit ECC and a word size of 64-bit,

4 the modulus comprises a first section of 138 bits and a second section of 54
5 bits.

1 12. (Currently Amended) A method according to claim 1, the method ~~comprises~~
2 further comprising:

3 operating 128-bit ECC and a word size of 64-bit,
4 the modulus comprises a first section of 74 bits and a second section of 54
5 bits.

1 13. (Currently Amended) A method according to claim 1, the method further
2 comprising:

3 operating 256-bit ~~ECC-ECC~~ and a word size of ~~54-bit~~ 64-bit,
4 the modulus comprises a first section of 202 bits and a second section of 54
5 bits.

6

1 14. (Currently Amended) A computer program product directly loadable into the
2 internal memory of a digital computer, comprising:
3 software code portions for performing the method of claim 1
4 when said product is run on a computer.

1 15. (Currently Amended) A computer program directly ~~loadable~~loadable into the
2 internal memory of a digital computer, comprising:
3 software code portions for performing the method of claim 1
4 when said program is run on a computer.

1 16. (Canceled).

1 17. (Canceled).

1 18. (Currently Amended) ~~An apparatus that performs Apparatus for performing~~
2 a reduction operation in a cryptographic calculation ~~on a digital computer~~, the
3 apparatus comprising:
4 a plurality of input registers that store a plurality of input operands;
5 a plurality of output registers that store a plurality of outputs; and
6 a multiplier that produces said outputs using a function that operates on
7 variables from both said input registers and said output registers;
8 wherein said multiplier means to select ~~selects~~ a modulus or a multiple of a
9 modulus having a first section with a plurality of "1" states and a second section
10 having a plurality of "1" or "0" states whereby the ~~a~~ number formed of the two
11 sections is a modulus or a multiple of a modulus, and means for operating ~~performs~~

12 a reduction operation on the ~~modulus/multiple modulus~~, the reduction operation
13 comprising:

14 multiplying a first variable n_0 by a second variable r_3 to produce a first
15 result;

16 adding the first result to a third variable r_1 and a fourth variable Br_2 to
17 produce a first sum;

18 dividing the first sum into an upper half and a lower half;
19 multiplying the upper half by the first variable n_0 to produce a second result;
20 adding the second result to the lower half and a fifth variable r_0 to produce a second
21 sum, thereby permitting use of the second sum as the modulus.

1 19. (Currently Amended) The apparatus of Apparatus according to claim 18,
2 further comprising:

3 means to effect a plurality of multiplication operations.

1 20. (Currently Amended) The apparatus of Apparatus according to claim 19,
2 further comprising:

3 means to effect a plurality of multiplication operations followed by a
4 reduction operation.

1 21. (Currently Amended) The apparatus of Apparatus according to claim 20,
2 further comprising:
3 means to repeat the ~~combined~~ plurality of multiplication operations and the
4 reduction operation.

1 22. (Currently Amended) The apparatus of Apparatus according to claim 18,
2 further comprising: means (10-17) to use a multiple of the modulus/multiple
3 modulus.

1 23. (Currently Amended) The apparatus of Apparatus according to claim 18,
2 further comprising:
3 means, when ~~the~~ a last multiplication gives an overflow, to add the overflow
4 to a part of ~~the~~ a selected number.

1 24. (Currently Amended) The apparatus of Apparatus according to claim 23,
2 further comprising:
3 means, when the overflow addition step produces an overflow, to add the first
4 variable n₀ n_{sub.0} to the overflow.

1 25. (Currently Amended) The apparatus of Apparatus according to claim 18,
2 further comprising:
3 means to effect the-a carry c between two adjacent multiplications as the-an
4 addend in the next multiplication.

1 26. (Currently Amended) Apparatus according to claim 18, further comprising:
2 means to monitor the number of leading "1"s to determine if the number is
3 less than (k-2).

1 27. (Currently Amended) Apparatus according to claim 18
2 The apparatus of claim 26, further comprising:
3 means to initiate the-a next calculation when the number of leading "1"s is
4 less than (K-2 k-2).

1 28. (Currently Amended) The apparatus of Apparatus according to claim 18,
2 further comprising:
3 with means for 192-bit EEC-ECC and a word size of 64-bit,
4 the modulus comprises a first section of 74 bits and a second section of 54 bits.

1 29. (Currently Amended) The apparatus of Apparatus according to claim 18,

2 | further comprising:
3 | with means for 128-bit ECC and a word size of 64-bit,
4 | the modulus comprises a first section of 74 bits and a second section of 54 bits.

1 | 30. (Currently Amended) ~~The apparatus of Apparatus according to claim 18,~~
2 | further comprising:
3 | with means, for 256-bit ECC and ~~81~~ word size of 64-bit,
4 | the modulus comprises ~~81~~ first section of 202 bits and ~~81~~ second section of 54 bits.

1 | 31. (Canceled).

1 | 32. (Canceled).

1 | 33. (Canceled).